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Abstract: High boost DC/DC voltage conversion is always indispensable in a power electronic
interface of certain battery-powered electrical equipment. However, a conventional boost converter
works for a wide duty cycle for such high voltage gain, which increases power consumption and
has low reliability problems. In order to solve this issue, a new battery-powered combined boost
converter with an interleaved structure consisting of two phases used in automotive audio amplifier
is presented. The first phase uses a conventional boost converter; the second phase employs the
inverted type. With this architecture, a higher boost voltage gain is able to be achieved. A derivation
of the operating principles of the converter, analyses of its topology, as well as a closed-loop control
designs are performed in this study. Furthermore, simulations and experiments are also performed
using input voltage of 12 V for a 120 W circuit. A reasonable duty cycle is selected to reach output
voltage of 60 V, which corresponds to static voltage gain of five. The converter achieves a maximum
measured conversion efficiency of 98.7% and the full load efficiency of 89.1%.
Keywords: automotive audio amplifier; battery-powered; combined boost converter; voltage gain
1. Introduction
High boost DC/DC (direct current to direct current) voltage conversions are indispensable
in a power electronic interface of certain low-voltage DC-powered electrical devices, including
audio amplifiers [1–7], high intensity discharge (HID) lamps [8–14], uninterruptible power supplies
(UPS) [15–19], and electric vehicle systems [20–32]. For such high voltage gain application,
the conventional boost converter have to works for extremely wide duty cycle which increases power
consumption and has low reliability problems [32,33]. In order to overcome these problems, several
high boost converter DC/DC topologies have been presented. Franceschini et al. presented a DC/DC
boost converter topology that is a full-bridge architecture using a three-phase transformer and is well
suitable for high-power applications with battery supplies [5]. Zhao and Lee proposed a series of
high efficiency, high boost DC/DC converters that apply diodes and coupling windings instead of
active switches to achieve similar functions to active clamps [9,10]. In [11], Yang et al. presented
a transformerless DC/DC converter that consists of a boost converter paralleled with an inverting
boost and a floating diode-capacitor output rectifier. Though the voltage gain of the converter is
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improved with the relative low-cost components, the input current ripple is large owing to the fact that
the active switches are controlled simultaneously by using one control signal. Divakar et al. introduced
a circuit that can eliminate one auxiliary winding and can reduce the voltage on the primary side
switch. Furthermore, with this circuit, the selection of switches with a lower rating is permitted [12].
Shahin et al. proposed a cascade DC/DC converter including interleaved boost converters with
two phases and three level series boost converters [23]. The efficiency and reliability of this solution
are low. In [24], a cascaded boost converter regulated the reasonable voltage gain with a common
pulse-width modulation (PWM) control. However, if a high voltage gain has to be offered, more power
switches and capacitors are actually necessary. In addition, although exceeding duty cycles can be
prevented, the input current ripple is large because of its single-phase operation makes the converter
not suitable for high current and low ripple applications. In order to further decrease the voltage
stress on active switches and electromagnetic interference (EMI), Lai presented a high boost converter
consisting of three-phase circuits by an auxiliary forward circuit [19]. However, the circuit structure
of this particular topology is costly and complex. Lai et al. also proposed a modular interleaved
boost converter that integrates a forward energy-delivering circuit with a voltage-doubler to realize a
high voltage gain, the reduced switch voltage and high efficiency for DC-microgrid applications [31].
The characteristic low ripple of the interleaved boost converter is responsible for the attention placed
on investigations into this technology [28–31]. Although many DC/DC converters offer high boost
voltage gain, they have the disadvantage of either requiring a complex circuit structure or considerable
higher costs for the bill of material (BOM). It is therefore difficult to manufacture these circuits in
a batch manner [32,33].
To provide an appropriate solution, in this study, we introduce a combined boost converter
topology. While the low ripple characteristics that benefit from interleaved structures, this simpler
and lower cost topology can also give an improved voltage gain when comparing to a conventional
interleaved boost converter with two phases. A partial study and analysis of a battery-powered
combined boost converter for automotive audio amplifiers was presented in [7], but only a brief concept
was described therein. By contrast, this paper introduces a detailed analysis of the operation of this new
topology and simulated and experimented results for all its modes of operation. Figure 1 shows the
studied audio amplifier architecture. In today's automotive framework, galvanic isolation is no longer
required in automotive audio applications because the head unit of the amplifier’s signal and the
power supply of the amplifier share a power ground [4]. As with the post-amplifier, the pre-amplifier
is connected to a full-bridge class-D amplifier, which can output any voltage waveform to supply
the load. In the audio amplifier architecture studied, the loads are primarily speakers. The battery is
connected to the combined boost converter, which is subsequently connected to the full-bridge class-D
amplifier. Finally, the full-bridge class-D amplifier is connected to the load.
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2. Converter Topology and Operation Principles
The proposed converter is used as an automotive battery-powered interface. The converter
topology for the new combined boost converter contains two-phase circuits, as shown in Figure 2.
One is the boost circuit, which involves inductor L1, capacitor C1, active switch S1 and diode D1.
The other is the inverted boost circuit, which contains inductor L2, capacitor C2, active switch S2,
and diode D2. The inductors L1 and L2 are amount to L, and the capacitors C1 and C2 are amount to C.
Co is the common output capacitor, Vi is the supply voltage, Vo is the output voltage, and Ro is the
output load resistance.
Energies 2017, 10, 128 3 of 20 
 
2. Converter Topology and Operation Principles 
The proposed converter is used as an automotive battery-powered interface. The converter 
topology for the new combined boost converter contains two-phase circuits, as shown in Figure 2. 
One is the boost circuit, which involves inductor L1, capacitor C1, active switch S1 and diode D1. The 
other is the inverted boost circuit, which contains inductor L2, capacitor C2, active switch S2, and 
diode D2. The inductors L1 and L2 are amount to L, and the capacitors C1 and C2 are amount to C. Co is 
the common output capacitor, Vi is the supply voltage, Vo is the output voltage, and Ro is the output 
load resistance. 
 
Figure 2. Proposed combined boost converter topology. 
The following four assumptions are made in analyzing the proposed combined boost converter. 
(1) For simplicity, it is assumed that all the components in Figure 2 are idealized; (2) All voltages and 
currents in the circuit are periodic in steady-state conditions; (3) For high boost conversion, the duty 
cycle of the major switch is exceed 50%, which is presented as D, and the switching period is denoted 
as Ts; (4) The converter works in continuous conduction mode (CCM). In the combined boost 
converter, all working modes and their equivalent circuits corresponding to the ON/OFF status of 
the active switches have been illustrated in Figure 3. The steady-state waveforms of the combined 
boost converter are demonstrated in Figure 4. The working modes can be described clearly as 
follows. 
(1) Mode 1 [t0–t1] and Mode 3 [t2–t3]: In these two modes, the active switches S1 and S2 are switched 
on while the diodes, D1 and D2 are reverse-bias. The current in the inductors, iL1 and iL2, increase 
to store energy in L1 and L2, respectively. The output power for the back-end amplifier is 
provided by capacitor Co. The total current iLt and inductor currents of L1 and L2 are expressed 
below. 
21 LLLt iii +=  (1) 
1
1
L
V
dt
di iL
=  (2) 
2
2
L
V
dt
di iL
=  (3) 
(2) Mode 2 [t1–t2]: The active switch S1 remains conducting and S2 is switched off. D1 is reverse-bias 
and D2 is forward-bias. While the current iL1 increase to store energy in L1, the energy stored in 
inductor L2 is now released through D2, C2, C1, and Co to the output. The total current iLt and 
inductor currents of L1 and L2 can be expressed as follows: 
2
2
1
L
LLt
iii +=  (4) 
Figure 2. Proposed combined boost converter topology.
The follo i f r s ti i l i i .
(1) For si plicity, it is as u ed that all the co ponents in Figure 2 are i ealized; (2) ll ltages a
currents in the circuit are periodic in steady-state conditions; (3) For high boost conversion, the t
cycle of the ajor s itch is excee 50 , ich is resented as , a t e s itc i g eriod is e ote
as Ts; (4) The convert works in co tinuous c nduction mode (CCM). In the combin d boost converter,
all wo king modes and their equivalent circuits corresponding to the ON/OFF status of the active
switches have been illustrated in Figu e 3. The steady-state waveforms of the combined boost nvert r
are dem strated in Figure 4. The workin modes can be described clearly as follows.
(1) Mode 1 [t0–t1] and Mode 3 [t2–t3]: In these two modes, the active switches S1 and S2 are switched
on while the diodes, D1 and D2 are reverse-bias. The current in the inductors, iL1 and iL2, increase
to store energy in L1 and L2, respectively. The output power for the back-end amplifier is provided
by capacitor Co. The total current iLt and inductor currents of L1 and L2 are expressed below.
iLt = iL1 + iL2 (1)
diL1
dt
=
Vi
L1
(2)
diL2
dt
=
Vi
L2
(3)
(2) Mode 2 [t1–t2]: The active switch S1 remains conducting and S2 is switched off. D1 is reverse-bias
and D2 is forward-bias. While the current iL1 increase to store energy in L1, the energy stored in
inductor L2 is now released through D2, C2, C1, and Co to the output. The total current iLt and
inductor currents of L1 and L2 can be expressed as follows:
iLt = iL1 +
iL2
2
(4)
diL1
dt
=
Vi
L1
(5)
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diL2
dt
=
Vi −VC2
L2
=
VC1 −Vo
L2
(6)
(3) Mode 4 [t3–t4]: S2 is switched on and S1 is switched off. D2 is reverse-bias and D1 is forward-bias.
The energy stored in L1 is released through D1 to charge capacitor C1 and Co. The total current iLt
and inductor currents of L1 and L2 can be expressed as follows:
iLt = iL2 +
iL1
2
(7)
diL1
dt
=
Vi −VC1
L1
=
VC2 −Vo
L1
(8)
diL2
dt
=
Vi
L2
(9)
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3. Analysis of Steady-State
In this section, the voltage gain, voltage stress on the switches, and inductor current ripple of the
combined boost converter working in the steady state are analyzed.
3.1. Voltage Gain
Using Figures 3 and 4, the corresponding state equation for each mode can be o tained. These
illustrations e able the obs rvation that the weighting factors in the four working modes which are
(D−1/2), (1−D , D−1/2), and (1−D). The Equations (10) and (11) are obtained using the inductor
voltage-second balance pri iple on L1 and 2 as follows:
VC1 =
Vi
1− D (10)
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VC2 =
Vi
1− D (11)
The C1 and C2 capacitors are connected in series with the supply voltage, and the equation of
output voltage of the converter is expressed as:
Vo = VC1 +VC2 −Vi (12)
By combining (10)–(12), the static voltage gain can be derived by:
Vo
Vi
=
1 + D
1− D (13)
The static voltage gain of the conventional boost converter is expressed as:
Vo
Vi
=
1
1− D (14)
Figure 5 shows a comparison of the voltage gains produced by the proposed combined boost
converter, the interleaved boost converter with two-phase and the conventional boost converter.
From Figure 5, we observe that the converter has a higher voltage gain than the two-phase interleaved
converter and the conventional boost converter.
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3.2. Voltage Stress of the Switches
The open circuit voltage stress on switches S1 and S2 can be obtained by the aforementioned
analyses of operations. The relevant expression is written as (15).
VS1,max = VS2,max =
Vi
1− D (15)
3.3. Inductor Current Ripples
Using Equations (1)–(9), the total current ripple in the proposed combined boost converter can be
represented by:
∆iLt =
ViTs
L
(2D− 1) (16)
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The current ripples of the inductors L1 and L2, in the proposed combined boost converter can
thus be expressed as:
∆iL = ∆iL1 = ∆iL2 =
ViTs
L
D (17)
The variation of the duty cycle of the total current ripple to inductor current ripple as a function
of the duty cycle is displayed in Figure 6. The proposed converter has the same performance as the
two-phase interleaved boost converter, and that is superior to the conventional boost converter.
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3.4. The Mode for Boundary Conduction
The boundary normalized inductor time constant τL,B is expressed as:
τL,B =
L fsw
R
(18)
where fsw is the switching frequency.
The output current during boundary conduction mode (BCM) is indicated by:
iO =
ViTs
L
(1 + D) (19)
Therefore, the boundary normalized time constant is represented by:
τL,B = 1− D (20)
Figure 7 shows a plot of the boundary normalized inductor time constant curve. When τL is
planned to be higher than the boundary curve of τL,B, the converter operates in continuous conduction
mode (CCM). Conversely, the proposed converter works in discontinuous conduction mode (DCM)
when τLb is chosen to be smaller than the boundary curve of τLb,B.
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√
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∆I
I f t
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RMS current stress of Co (iCo) ICo(RMS) = Io
√
D
1 + D
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Table 2. The equations of loss in steady-state.
Items State
Total loss of S1
VS1(DS1) × IS1(D1) × Tr1 × fsw
2
+
VS1(DS2) × IS1(D2) × Tf1 × fsw
2
+
RDS1(ON) ×
[
IS1(RMS)
]2
+Qg1 ×VGS1 × fsw
Total loss of S2
VS2(DS1) × IS2(D1) × Tr2 × fsw
2
+
VS2(DS2) × IS2(D2) × Tf2 × fsw
2
+
RDS2(ON) × IS2(RMS)2 +Qg2 ×VGS2 × fsw
Conduction loss of L1 rL1 ×
[
IL1(RMS)
]2
Conduction loss of L2 rL2 ×
[
IL2(RMS)
]2
Total loss of D1 VF1 × Io × K+ 0.5×VR1 × TRR1 × fsw × IRR1
Total loss of D2 VF2 × Io × K+ 0.5×VR2 × TRR2 × fsw × IRR2
Conduction loss of C1 rC1 ×
[
IC1(RMS)
]2
Conduction loss of C2 rC2 ×
[
IC2(RMS)
]2
Conduction loss of Co rCo ×
[
ICo(RMS)
]2
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The rise time Tr is the time it takes to complete charging the gate of the MOSFET after the threshold voltage VGS(th)
has been reached. The fall time, Tf, is the time it takes to reach the threshold voltage following the MOSFET’s
switch-off delay time [34]. VF represents the forward voltage drop of the diode. K is the time of the conduction
period of the diode. VR represents the reverse voltage of the diode. IR is the reverse leakage current of the diode [35].
4. Converter Control Strategy
As described in the preceding paragraphs, the combined boost converter is dominated by the
specific uty ratio of switches S1 and S2. By appr priat ly adjusting duty rati , the outpu voltage can
be flexible. The circuit model is established by PSIM© simulation software (Powersim Inc., Rockville,
MD, USA) under the later suppositions to devise the closed-loop co troller and reduce the mathematics
for the converter. The suppositions includes (1) power switches and diodes are ideal; (2) equivalent
series resistances (ESRs) of all the inductors and capacitors of the converter are thought to acquire
a comparatively precise dynamic model; (3) the converter works in under CCM. The taken circuit
parameters are L1 = L2 = 250 µH, C1 = C2 = 10 µF, Co = 1000 µF, output resistance R = 30 Ω, and ESRs
rL1 = rL2 = rC1 = rC2 = 100 mΩ.
Figure 8 illustrates the block diagram of the co bined boost converter by measuring the output
voltage feedback signal into the c n roller for control. Figure 8 illustrates he developed control system
for he combined boost co verter. It can be seen that th output v ltage (Vo) is sensed and compared
with the reference (Vo,ref ). The output voltage controller produces those two inductor current reference
(iL1,ref , iL2,ref) for the entire system, and the equal current sharing between the two interleaved phases
can be also acquired. Furthermore, during the system startup, using a soft start system (Vconss) is used
to avoid the capacitor charge surge current causing damage to the converter components.
The Block diagram of the closed-loop control scheme is shown in Figure 9. In the inner current
control loop, FM is the constant gain of the PWM generator; Gi1d and Gi2d is the transfer function
from the duty ratio to the two different inductor current; Ci1 and Ci2 indicates the transfer function of
c t controllers; and Hi1 and Hi2 are the sensing gains of the current sensor. In the outer voltage
c l loop, Gvd is the transfer function from the duty ra io to he output voltage; Cv indicates the
transfer function of output voltage controller; and Hv indicates the sensing gain of the voltage sensor.
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From Figure 9, we c ri e open the loop gain of the voltage and current loops of the proposed
converter by th following equations.
Ti1(s) = FmHi1Gi1d(s)Ci1(s)
Ti2(s) = FmHi2Gi2d(s)Ci2(s)
(21)
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Tv(s) = HvGvd(s)Cv(s) · ( Ti1(s)1 + Ti1(s) ·
1
Hi1
+
Ti2(s)
1 + Ti2(s)
· 1
Hi2
) (22)
where, FM = 1/100, Hi1 = Hi2 = Hv = 1.
The small-signal transfer from the duty ratio to those inductor current Gi1d and Gi2d and the duty
ratio to output voltage Gvd can be shown below.
Gi1d(s) = Gi2d(s) =
2Vo
(1− D)2R
s
2DRC1
1 + D
+ 1
s2
2L1C1
D(1− D)2 + 1
(23)
Gvd(s) =
(1− D)R
2
[
1− s L1
2R
(
1− D
1 + D
)2]
(srCoCo + 1)
s
RCo
2
+ 1
(24)
A uncomplicated type-II controller that comprise one-zero, one-pole, and another one-pole at
the origin is employed for the current loop compensation to offer sufficient DC gain, bandwidth,
gain/phase margins for the system. In addition, a proportional-integral (PI) controller that contain
one-zero and one-pole at origin is applied for the voltage loop compensation.
The corresponding current/voltage controllers of the converter are selected as follows:
Ci1(s) = Ci2(s) = 21.29
(
s+ 6280
s
)
Cv(s) = 10
(
s+ 1570
s
) (25)
Figure 10a shows the frequency response of the loop gain for compensated current loop, under
the full-load conditions. This work leads to a phase margin of 55 degrees and the crossover frequency
is approximately 8 kHz.
Figure 10b shows the frequency response of the loop gain for compensated voltage loop, under
the full-load conditions. This work leads to a phase margin of 45 degrees and the crossover frequency
is approximately 800 Hz.
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5. Simulated and Experimented Results
In order to confirm the performance of the combined boost converter, simulations and experiments
were conducted based on the test setup shown in Figure 11. Figure 12 shows a three-view photograph
of the realized boost converter prototype. Figure 13 shows the realized test bench, which consists of
an oscilloscope, a power source, an electronics load, a PWM generator, and the proposed combined
boost converter prototype.
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The specifications and parameters of the components taken in the converter prototype are
provided in Tables 3 and 4, respectively.
Table 3. Specifications of Converter Prototype.
Specification Value
Input Voltage, Vi 12 V
Output Voltage, Vo 60 V
Duty Cycle, D 0.67
Switching Frequency, fsw 40 kHz
Output power, Po 120 W
Table 4. Parameters of Components.
Specification Value
MOSFET IPP080N06NG
Diode STPS8H100
Load Resistance, R 30 Ω
Inductors, L1 and L2 250 µH
Filter Capacitors, C1 and C2 10 µF
Output Capacitor, Co 1000 µF
For input voltage of 12V and duty cycle of 66.7%, output voltage of 60 V can be obtained using (13).
The voltages on the capacitors of C1 and C2 are calculated using (10) and (11). The values across both
C1 and C2 are calculated to be about 36 V (i.e., VC1 = VC2 = 36 V).
PSIM© simulation software (Powersim Inc., Rockville, MD, USA) is used to confirm the feasibility
of the combined boost converter. Figures 14 and 15 indicate the simulated and experimented
waveforms of the combined boost converter for gate driving signals VGS1 and VGS2 and two-phase
inductor currents iL1 and iL2, respectively.
Figure 16 shows the simulated and experimented waveforms of the combined boost converter for
the cross voltages across S1 and S2, respectively.
Figure 17 shows the simulated and experimented waveforms of the combined boost converter for
the cross voltages across D1 and D2, respectively.
Figure 18 shows the simulated and experimented waveforms of the combined boost converter for
the voltages across the C1 and C2 capacitors. The results verify the feasibility of the converter.
Figure 19 shows the transient response because of a step load current change between 120 W and
60 W for the combined boost converter prototype. As can be seen from Figure 19, the output voltage
can be stably regulated to be 60 V under the load current variation between 1 A and 2 A.
Figure 20 shows the measured conversion efficiency of the combined boost converter,
the interleaved boost converter with a two-phases and the conventional converter. The conversion
efficiency is measured via precise digital power meter equipment, Yokogawa WT310 (Yokogawa
Electric Corporation, Tokyo, Japan). Using the proposed combined boost converter, we obtain the
maximum conversion efficiency is 98.7%, as well as the conversion efficiency with a full load is 89.2%.
The proposed combined boost converter owns higher efficiency under full load conditions because the
conduction loss can be cut down through applying the low-voltage-rated devices.
The calculated interleaved boost converter power loss distribution at the rated load condition,
obtained using the equations in Table 2, is listed in Table 5 to expound the measured conversion
efficiency. Furthermore, the resulting loss breakdown charts are depicted in Figure 21.
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For the sake of verifying the performance of the proposed combined boost converter, the other
three converters published in [11,19,24] are used for comparison here, as shown in Table 6. It can be
observed that the amounts of passive components in [19] exceed the requirement in the converter.
It will lead to an increase in manufacturing costs.
The voltage gain of the former converter [11] is equal to the proposed one presented in this work,
Although the former converter in [11] has the relatively low-cost components, the input current ripple
is large because of the active switches being controlled simultaneously by using one control signal.
The voltage gain of the previous converter in [24] is slightly larger than that of the proposed converter
in this study; however, the input current ripple is large owing to the single-phase operation makes this
converter not suitable for high current and low ripple applications.
From the point view of the cost–performance ratio, the proposed combined boost converter really
carries out the higher conversion efficiency and also lower input current ripple under 120 W power
rating than other existing works [11,19,24]. Based on its features, this converter can be as a suitable
candidate for 12 V battery-powered front-end stage for supplying an automotive audio amplifier.
Table 6. Performance comparisons among other existing converters.
Items
Topology
This Converter [11] [19] [24]
Switching control structure two-phase single-phase three-Phase single-phase
Input current ripple Low High Low Medium
Voltage gain (1 + D)/(1 − D) (1 + D)/(1 − D) (3+ nD − D2 )/(1 − D) 1/(1 − D)2
High-side voltage 60 V 60 V 200 V 62.5 V
Low-side voltage 12 V 12 V 24 V 10 V
Number of main power devices 4 3 8 4
Number of storage components 5 4 8 5
Maximum efficiency 98.7% 92.1% 92.3% 92.5%
Realized prototype power rating 120 W 40 W 100 W 100 W
BOM Cost Low Low High Medium
Remark-n represents the turns ratio for coupled inductor [19].
6. Conclusions
A modified interleaved boost converter with two-phase is presented as a battery-powered
front-end interface for automotive audio amplifiers. The combined boost converter is created based on
a two-phase structure by combining the conventional boost converter with its inverted type. As well
as the existing characteristics that benefit from interleaved converters, the converter provides the
more advantages in extending the duty cycle than the conventional boost and the interleaved boost
converters. Furthermore, it also prevents working with a wide duty cycle. The operating principles,
steady-state analyzes, as well as the closed-loop control designs of the converter are explored in
this study.
Simulations and experiments are also performed using input voltage of 12 V for a 120 W circuit.
A reasonable duty cycle of 0.67 is selected to reach output voltage of 60 V, which corresponds to static
voltage gain of five. The converter achieves a maximum measured conversion efficiency of 98.7%.
According to its characteristics, the combined boost converter is highly suitable for use as a front-end
converter in powering automotive audio amplifiers.
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